



COPY OF PAPERS
ORIGINALLY FILED

8/B
6/12/02
DS

UNITED STATES PATENT AND TRADEMARK OFFICE

In re Applicant: Jeff C. Morriss

§ Art Unit: 2634

Serial No.: 09/474,359

§

§

§

Examiner: Kevin Kim

Filed: December 29, 1999

§

§

Title: Skew Correction Circuit

§

Docket No. ITL.0294US (P7827)

Commissioner for Patents
Washington, DC 20231

RECEIVED

JUN 04 2002

Technology Center 2600

REPLY TO OFFICE ACTION DATED MAY 8, 2002

Dear Sir:

Please cancel claims 10, 11, 16 and 17 without prejudice and rewrite claims 7, 13, 14, 18 and 19 as follows:

7. (Amended) A data receiver comprising:

buffers, each buffer to latch a different data bit signal;

a first circuit to:

for each data signal, generate at least one associated pulse train signal in response to a strobe signal and the data bit signal, a duty cycle of said at least one associated pulse train signal indicating a degree of skew between the associated data bit signal and the strobe signal; and

a second circuit coupled to the first circuit and the buffers to regulate latching of the data bit signals by the buffers based on the indicated degrees of skew.

13. (Amended) A method comprising:

using a data bit signal and a first strobe signal to generate at least one pulse train signal, a duty cycle of said at least one pulse train signal indicating a degree of skew between the data bit signal and the first strobe signal; and

regulating a timing relationship between the data bit signal and a second strobe signal based on the degree of skew indicated by the duty cycle.

05/31/2002 AOSMAN1 00000029 09474359

01 FC:102
02 FC:103

84.00 OP
36.00 OP

Date of Deposit: 5-30-02
I hereby certify under 37 CFR 1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated above and is addressed to the Commissioner for Patents, Washington, DC 20231.
Debra Cutrona